



IEEE 1800.2 UVM - Changes Useful UVM Tricks & Techniques Part 1

Clifford E. Cummings

World Class Verilog, SystemVerilog & UVM Training

Life is too short for bad or boring training!

1639 E 1320 S, Provo, UT 84606 Voice: 801-960-1996 Email: cliffc@sunburst-design.com Web: www.sunburst-design.com







New IEEE UVM Features

• IEEE UVM 1800.2 Topics

Agenda

- Quick Introduction
- Resources & References
- Most Obvious IEEE UVM 2017 Question & Answer
- Virtual classes & the UVM Factory
- `uvm_do macro replacement
- UVM comparators status





Introduction

- If you were born after 1993
- UVM Best Known Methods (BKMs) ...
- Frequently Asked Question: What will replace UVM? +

Please raise your hand

Do not exist !! (At least not all)

In my opinion, Nothing! (At least for a very long time)

BUT ... there will be modifications, simplifications and enhancements to UVM

Complementary methodologies will emerge (such as PSS)

IEEE 1800.2 is the first set of IEEE standardized enhancements to UVM

PSS will help generate UVM sequences

UCIS (Unified Coverage Interoperability Standard) helps with collection of coverage data





References

1800.2-2017 - IEEE UVM

1800-2017 - IEEE SystemVerilog

You need free video registrations & two free logins

- DVCon 2018 Tutorial IEEE-Compatible UVM Reference Implementation and Verification Components
 To watch this presentation, go to: videos.accellera.org/videos.html
- DVCon 2017 Tutorial Introducing IEEE 1800.2 The Next Step for UVM

To watch this presentation, go to: videos.accellera.org/videos.html

forums.accellera.org/
 Access the SystemVerilog and UVM Forums

Linked from www.accellera.org/downloads/ieee

• https://ieeexplore.ieee.org/document/7932212

Downloading PDF documents requires IEEE login (You can create a free IEEE login account)


• https://ieeexplore.ieee.org/document/8299595



DVCon 2017 - UVM Features Described

Reference Slides at End of Presentation

Reference **Material**



Mark Glasser **Slides 63-70**



accellera)

DVCon 2017 - UVM Features Described Reference Material Mark Glasser - NVIDIA Corporation

- 63 Summary of TLM Mantis Items
- 68 Register models documentation enhanced / system level / dynamic
- 69 Reg model unlock models can now be unlocked & re-locked
- 70 Register changes virtual and non-virtual classes

Srinivasan Venkataramanan Slides 76-105

DVCon 2017 - UVM Features Described Srinivasan Venkataramanan - CVC Pvt., Ltd.

Slide #

(accellera)

- Reference Material
- 76 -Details regarding Typical UVM Architecture
- 77 -Description of UVM Mechanics
- 81-105 Description of VerifWorks Go2UVM package and capabilities






DVCon 2018 - UVM Features Described


Reference Material

Reference Slides at End of Presentation



(accellera)

Uwe Simm Slides 45-63









Where to Get Latest UVM BCL

Accellera Base Class Library

http://www.accellera.org/downloads/standards/uvm

Latest release is: UVM 2017-1.0 Reference Implementation





Most Obvious IEEE UVM 2017 Question

http://forums.accellera.org/

- From the UVM 2017 Methodology and BCL Forum
- Question from Brian Hunter:

"Who can provide a summary of what is new and what has changed?"

Response from Justin Refice

Accellera UVM Group Chair

"Wow, starting the questions off with a (not entirely unexpected) doozy!"

"Unfortunately *there's no single document* which states 'Here's a full list of everything that changed'. This is because a large number of changes were performed by the Accellera UVM WG prior to the IEEE UVM WG ..."





Most Obvious IEEE UVM 2017 Question

http://forums.accellera.org/ - Justin Refice's Summary - Part 1

0) Removal of the User Guide -

"User Guide" material removed

- It's not standard-worthy"
- DVCon 2017 Slide 10
- 1) Added more set / get accessor methods to replace some current knobs

Knobs still work but accessor methods are a better coding practice


2) Users can insert code into the UVM core services

Advanced topic - example:
create factory debuggerAllows users to make custom version of
libraries without hacking existing UVM

3) Library initialization ordering

Advanced topic - but might allow "parameterized classes participating in the name-based factory"







Accellera DVCon Resources

http://www.accellera.org/resources/videos

Justin - "At DVCon 2017 & 2018, there were tutorials which covered all of the above and more, with detailed examples."

- U.S. DVCon 2018 Presentation by:
 - Justin Refice -

Nvidia

Mark Strickland -

Cisco Systems

Mark Peryer -

Mentor, a Siemens Business

– Uwe Simm -

Cadence Design Systems

- Srivatsa Vasudevan -

Synopsys

- U.S. DVCon 2017 Presentation by:
 - Thomas Alsop -

Intel

Srivatsa Vasudevan -

Synopsys

- Mark Glasser Nvidia
- Srinivasan Venkataramanan CVC Pvt., Ltd.
- Krishna Thottempudi Qualcomm

#1 Added more set_/get_accessor methods
 to replace some current knobs



Justin - "Aside from #1, most of those changes are for advanced use cases, or providers of infrastructure. Day-to-day users shouldn't necessarily see a drastic change."



DVCon 2017 & 2018 Tutorials

Multiple features shared but most were very

 complex corner-case enhancements

(Complex) examples in the DVCon presentation slides

• Personally, I never tried to implement the corner-case functionality:

Many examples were very difficult to understand Except to the presenter!

I personally barely followed the complex examples

- I could re-show:
 - Excellent examples from DVCon presentations
 - And show advanced corner-case topics that most would barely understand



I want to show you more mainstream enhancement examples





DVCon 2017 & 2018 Tutorials

- Justin's list of 1800.2 features shows topics covered in the DVCon presentations
- Doing anything tricky or complex?

Register for *free access* on videos.accellera.org

Please *review the excellent examples* that you will find in the DVCon presentations

• See the slides and hear the explanations by the actual presenters

Presentation audio always includes more than the presentation slides If you are *doing anything complex*, it is worth a listen





New UVM Features Will Be Shown

This is Cliff's way of saying these guys are really smart!

really average!

... and Cliff is

- To Be Shown: Enhancement features that the average UVM coder can use
- Where appropriate: List DVCon slides where you can find more info
- I will also show you a few of my favorite tricks

To make your attendance worth while





Virtual Classes Purpose and Usage

• **virtual** classes - only intended to be a base class

Not enough functionality to use as stand-alone constructed objects

Most UVM components must be extended to be useful - so they are virtual classes

- virtual class methods can be virtual or non-virtual
 - non-virtual methods means extended class can override and change the prototype

Prototype = function/task header Polymorphism not possible with non-virtual methods

virtual methods create placeholders with required prototype

Same function/task header Can include default implementation if the extended class does not override the method.





Virtual Classes Purpose and Usage

• You want **virtual** classes to have **virtual** methods

virtual methods make upcasting and polymorphism possible

• SystemVerilog-2009 added pure virtual methods


*Just like virtual methods -*Requires the same prototype Unlike virtual methods -There can be no default method implementation

• pure virtual methods REQUIRE extended classes to override the method


Extended class *must* provide an implementation

pure keyword is only legal in a virtual class





SYSTEMS INITIATIVE






SYSTEMS INITIATIVE

Prior to Pure Virtual?

How was the pure-virtual functionality implemented?

• Engineers would code virtual methods with a simple implementation






Two Common Testbench Base Classes

Common User-Defined Base Classes

• User-defined classes that should not be directly created:

Typical error: "An abstract class cannot be instantiated ..."



SYSTEMS INITIATIVE

UVM compilation errors if put in the factory



Virtual Classes in the Factory

UVM 1800.2 Enhancement - For uvm_objects

```
Utils-macros for Classes:
`define uvm_object_utils(T)
`define uvm_object_utils_begin(T)
`define uvm_object_utils_end
`define uvm_object_param_utils(T)
```

`define uvm_object_param_utils_begin(T)
`define uvm_object_param_utils_end

Utils-macros for Virtual Classes: `define uvm_object_abstract_utils(T) `define uvm object abstract utils begin(T) `define uvm object abstract utils end `define uvm object abstract param utils(T) `define uvm object abstract param utils begin(T) `define uvm object abstract utils end

> Now virtual base classes for transactions and sequences can be stored in the factory

NOTE: Now you can store **virtual** classes with **pure virtual** methods in the factory





Virtual Classes in the Factory

UVM 1800.2 Enhancement - For uvm_components

Utils-macros for Classes:	Utils-macros for Virtual Classes:
`define uvm_component_utils(T)	`define uvm_component_abstract_utils(T)
`define uvm_component_utils_begin(T)	`define uvm_component_abstract_utils_begin(T)
`define uvm_component_utils_end	`define uvm_component_abstract_utils_end
`define uvm_component_param_utils(T)	`define uvm_component_abstract_param_utils(T)
`define uvm_component_param_utils_begin(T)	`define uvm_component_abstract_param_utils_begin(T)
`define uvm_component_param_utils_end	`define uvm_component_abstract_utils_end

Now virtual base classes for tests and other components can be stored in the factory




NOTE: Many of the UVM virtual base classes are now factory enabled using the abstract_utils macros



Testbench & Factory Access

• UVM 1.1d allowed access to the **factory** handle










Testbench & Factory Access

• UVM 1.2 & 1800.2 require declaration of the **factory** handle









`uvm_create, `uvm_send, `uvm_rand Macros






New 1800.2 `uvm_do Commands

`uvm_do `uvm_create `uvm_send `uvm_rand_send

`uvm_do(SEQ_OR_ITEM, SEQR=get_sequencer(), PRIORITY=-1, CONSTRAINTS={})



```
`uvm_create(SEQ_OR_ITEM, SEQR=get_sequencer())
`uvm_send(SEQ_OR_ITEM, PRIORITY=-1)
`uvm_rand_send(SEQ_OR_ITEM, PRIORITY=-1, CONSTRAINTS={})
```



UVM Comparator Classes

DVCon 2017 - Slide 51

Removed from P1800.2

 uvm_comparator
 uvm_algorithmic comparator
 uvm_in order comparator

Deemed as not standard-worthy" DVCon 2017 - Slide 51

NOT Deprecated: The Source files are still there

> These are some of my favorite UVM 1800.2 new features





Some of Cliff's favorite UVM topics

- Cliff's favorite UVM topics
 - UVM transaction why is it a class?
 - UVM do_methods -vs- field macros
 - start_item() / finish_item() -VS-`uvm_do
 - UVM messaging macros, tricks & guidelines
 - UVM factory & factory.print()
 - Analysis paths





۲

Why Is UVM Hard To Learn?

- UVM User Guide was written by Cadence
- UVM tutorials by Mentor on VerificationAcademy.org

Teaches Cadence recommended methods

Uses a large number of UVM macros

Teaches *Mentor* recommended methods

Fewer UVM macros / more UVM method calls

Based on earlier versions of OVM

 User Guide, tutorials and Cookbook do not acknowledge alternate methods

OVM Cookbook written by Mentor employees

 Authors of UVM materials are really, really smart software engineers Users think one or more sources have bugs

Authors assume everyone knows SV, OO and polymorphism

Authors don't know how to teach the concepts to beginners




UVM Transaction Base Classes

Good reference paper: UVM Transactions - Definitions, Methods and Usage

www.sunburst-design.com/papers/CummingsSNUG2014SV UVM Transactions.pdf









Transaction Data

Why use classes? Why not use structs?

- Classes dynamic
- ✓ Multiple fields
- \checkmark rand fields
- ✓ Randomization constraints
- ✓ Built-in methods
- \checkmark Generate as many as needed at run time
- ✓ Classes can be extended

Allows more than one transaction type with a common base type

 \checkmark Can be in a factory for run-time substitution

Classes are basically dynamic, ultra flexible structs that can

be easily randomized

SYSTEMS INITIATIVE


- easily control the randomization
- be created whenever they are needed

- Structs static
- \checkmark Multiple fields
- ✗ NO rand fields
- X NO randomization constraints
- 🗴 NO built-in methods
- Must anticipate & statically declare all structs at the beginning of the simulation
- Structs must be copied

Copies are modified if more than one transaction type is desired

X No factories for structs







Standardized UVM Formatting






Standard UVM Coding Style

Cliff's preferred styles

• UVM testbench components and UVM transaction definitions







UVM Transactions Styles

do_methods() -vs- field macros

- Using do_methods()
 - (1) Register with factory
 - (2) Declare vars/covergroups
 - (5) new() constructor

```
(11) Common trans methods
    convert2string()
    do_copy() / do_compare()
    other do_methods()
```

- Using field macros
 - (0) Declare trans vars
 - (1) Register with factory Optional: field macros
 - (2) Declare vars/covergroups
 - (5) new() constructor
 - (11) Common trans methods
 - convert2string()





`uvm_object_utils Macro Usage

• Using do *methods* ()

<pre>class trans1 extends uvm_sequence_item; `uvm_object_utils(trans1) <declare variables=""> </declare></pre>	<pre>`uvm_object_utils() <u>before</u> declarations</pre>
<pre><standard constructor=""> <override do_methods()=""></override></standard></pre>	Variables declared <u>after</u> `uvm_object_utils()

• Using field macros

	valiables declared <u>before</u>
class trans1 extends uvm_sequence_item;	<pre>`uvm_object_utils()</pre>
<declare variables=""> +</declare>	`uvm object utils()
<pre>`uvm_object_utils_begin(trans1) </pre>	after declarations
<pre><declare field="" for="" macros="" variables=""> `</declare></pre>	
<pre>`uvm_object_utils_end</pre>	Field macros declared <u>after</u>
<standard constructor=""></standard>	<pre>`uvm_object_utils()</pre>

Variables declared before





Standard Transaction Methods







Standard Transaction Methods

Defined in uvm_object() base class


• 11 Standard Transaction Methods



• 3 more transaction methods













Implementing Transaction Methods


For User-Defined sequence_items

- Each transaction should include important methods
- Two ways to implement important transaction methods:












`uvm_object_utils(T)


macros/uvm_object_defines.svh








Overriding do_methods()













- Many industry examples name the local transaction handle rhs
- Using rhs_ means that casting is done in the form \$cast(rhs_, rhs);

This is confusing and therefore a poor practice

• Causes fields to be referenced as rhs_.field_1 , ...

Easy to confuse the uvm_object rhs handle with the transaction class rhs_ handle

Better practice: Use a transaction handle name like tr

Or another name that is visually distinct


Guideline: Declare local transaction handles using distinct names such as tr and avoid local transaction handle names such as rhs_





do_copy() & do_compare()

Template Methods








Using Field Macros










Using Field Macros

What is required to use field macros?

Requirements










Transaction with Field Macros

Rules









2019 DESIGN AND VERIFICATION*	`uvm_field N	Macros	Associative array field macros	
CONFERENCE AND EXHIBITION	Data declaration fi	data-fie	iment = eld type 2 nd argu array ind	iment = dex type
	`uvm_field_aa_strin `uvm_field_aa_strin	_	(ARG, FLAG) (ARG, FLAG)	String associative arrays
	`uvm_field_aa_objec `uvm_field_aa_objec	_	(ARG, FLAG) (ARG, FLAG)	Object associative arrays
	<pre>`uvm_field_aa_int_i `uvm_field_aa_int_i `uvm_field_aa_int_i `uvm_field_aa_int_i `uvm_field_aa_int_i</pre>	int_unsigned integer integer_unsign	(ARG, FLAG) (ARG, FLAG) (ARG, FLAG) ed (ARG, FLAG) (ARG, FLAG)	
	<pre>`uvm_field_aa_int_b `uvm_field_aa_int_s `uvm_field_aa_int_s `uvm_field_aa_int_1 `uvm_field_aa_int_1</pre>	oyte_unsigned shortint shortint_unsig longint longint_unsign	(ARG, FLAG) (ARG, FLAG) ned (ARG, FLAG) (ARG, FLAG) ed (ARG, FLAG)	Integral-number associative arrays
accellera	`uvm_field_aa_int_s `uvm_field_aa_int_k `uvm_field_aa_int_e	cey (K		





UVM Field Macro Flags

Other macro flags on the next slide

 UVM_ALL_ON - Automatically creates the following important core data methods:

```
copy() & compare()
pack() & unpack()
record()
print() & sprint()
```





UVM Field Macro Flags

Multiple flags can be bitwise OR-ed together

UVM Field Macro Flags

UVM_ALL_ONSet all opUVM_DEFAULTUse the c

Set all operations on (default) Use the default flag settings

Do not copy this field

Do not print this field

Do not compare this field

UVM_NOCOPY UVM_NOCOMPARE UVM_NOPRINT UVM_NODEFPRINT UVM_NOPACK

(not documented in User Guide or Reference Manual) Do not pack or unpack this field


UVM_PHYSICAL UVM_ABSTRACT UVM_READONLY Treat as a physical field. Use physical setting in policy class for this field Treat as an abstract field. Use the abstract setting in the policy class for this field Do not allow setting of this field from the set_*_local methods

Can also add the flags together

but bitwise or'ed is safer

(avoids double incrementing)








Field Macro Flags

Adding Multiple Flags









Adding Field Macro Flags

Multiple Flags Using | or +









Efficiency Benchmarks







Benchmarking Methodology

From test1.sv File

- test1 component with a tight loop:
 - Transactions repeatedly: (1) randomize() (2) copy() (3) compare()











Benchmark Results


Penalty Benchmark	Simulator A	Simulator B	Simulator C]
	CNT=100M	CNT=100M	CNT=100M	
Unnecessary rand-outputs -vs- non-randomized outputs <i>(Using</i> do_ <i>methods</i> ())	16.5% slower	11.3% slower	13.8% slower	Do NOT randomize
Unnecessary rand-outputs -vs- non-randomized outputs <i>(Using Field Macros)</i>	12.1% slower	5.3% slower	11.8% slower	ransaction output fields
Penalty for using Field Macros -vs- using do_ <i>methods</i> ()	6.0% slower	13.8% slower	3.9% slower	Using Field Macros has a penalty
Penalty for calling unnecessary super.do_methods()	2.4% slower	3.3% slower		Calling super.do_methods() has a small-ish penalty







UVM Basic Transaction Objects


• On the next slides, we will build:

















Sequence: write_read

(sequence defined using other sequences)



UVM_do Macros													
	`uvm_do_sequence Of sequence item Macro Inputs							<u>`uvm_do</u> actions UVM actions					
		SEQ_OR_ I TEM	S EQUENCER	P RIORITY	{CONSTRAINTS}	create()	start_item()	randomize()	finish_item()				
Common	`uvm_do(I)	Χ				Χ	Χ	Χ	Χ				
Common	<pre>`uvm_do_with(I,{C})</pre>	Χ			Χ	Χ	Χ	Χ	Х				
Common	`uvm_do_on(I,S)	Χ	Χ			Χ	Χ	Χ	Х				
vsequencer	<pre>`uvm_do_on_with(I,S,{C})</pre>	Χ	Χ		Χ	Χ	Χ	Χ	Х				
	`uvm_do_pri(I,₽)	Χ		Χ		Χ	Χ	Χ	Х				
Less	`uvm_do_pri_with(I,P,{C})	Χ		Χ	Χ	Χ	Χ	Χ	Χ				
Commo	`uvm_do_on_pri(I,S,P)	Χ	Χ	Χ		Χ	Χ	Χ	Χ				
accellera	`uvm_do_on_pri_with(I,S,P,{C})	Χ	X	X	X	Χ	Χ	Χ	Χ				





Summary of Rules

- do_methods() rule: you must use `uvm_object_utils()
- Field macros rule: declare the transaction variables before calling field macros
- Field macros rule: declare variables before registering the transaction with the factory
- Field macros rule: you must use: `uvm_object_utils_begin() / `uvm_object_utils_end
- Field macros rule: each variable in a separate field macro

Variables cannot be grouped into a common field macro definition





Summary of Important Guidelines

• Guideline: do not directly override standard trans methods

copy(), compare(), etc.

- Get a life !!
- Guideline: never manually implement the create() method

Call `uvm_object_utils() to automatically implement create()

- Guideline: Transactions should include a convert2string() method
 Always !!
- Guideline: Avoid using the print() and sprint() methods
 The outputs are verbose
- Guideline: <u>If you must</u>, use **sprint()** over **print()**



Better yet ... use convert2string()

convert2string() is more simulation
 and more print-space efficient





Thank you!

Please continue with Part 2







IEEE 1800.2 UVM - Changes Useful UVM Tricks & Techniques Part 2

Clifford E. Cummings

World Class Verilog, SystemVerilog & UVM Training

Life is too short for bad or boring training!

1639 E 1320 S, Provo, UT 84606 Voice: 801-960-1996 Email: cliffc@sunburst-design.com Web: www.sunburst-design.com







UVM Basic Message Commands

Same techniques apply to OVM

Good reference paper:

UVM Message Display Commands - Capabilities, Proper Usage and Guidelines www.sunburst-design.com/papers/CummingsSNUG2014AUS_UVM_Messages.pdf





Why the UVM messages paper ??

• UVM verbosity settings are *NOT* message priority settings!

UVM Verbosity **≠** Message Priority !!

UVM Verbosity = !(Message Priority)

• **UVM_LOW** is not a low priority message

Introduction

- **UVM_LOW** is one of the highest priority messages !!
- Reference sources and public examples ... get it wrong !!
- The paper offers guidelines on proper usage
- The paper shows useful messaging tricks

UVM User Guide UVM Class Reference +2 recent UVM books



UVM Basic Printing Guidelines

Printing command types ٠ Guideline: guit using \$display - Verilog \$display commands (quit using \$display / \$write / \$strobe) Messages & messaging macros Guideline: replace \$display commands with: `uvm info("id", "msg", UVM MEDIUM) **UVM LOW should almost NEVER** be used UVM LOW Widely misused in books and examples Guideline: override convert2string convert2string < method in all data/transaction classes **User-defined formatting** (like \$display) convert2string becomes a built-in "show my contents" method





UVM Message Facilities

Good messaging reference:

A Practical Guide to Adopting the Universal Verification Methodology (UVM) Rosenberg & Meade

- \$display does not allow easy message filtering
- uvm_report_info/fatal* methods allow message filtering
 - by id -oruvm report info/fatal* methods include: uvm report info (...) by verbosity settings uvm report warning(...) uvm report error (...)uvm report fatal (...) uvm info/fatal* macros include: `uvm info/fatal* macros: • uvm info (...) uvm warning(...) - Further simplify usage of **uvm** report info/fatal* uvm error (...)These macros uvm fatal (...) Include automatic file and line number reporting recommended by all vendors Are more simulation efficient than **uvm_report info/fatal** * methods








accelle

SYSTEMS INITIATIVE

uvm_report_info/fatal* Messages

- UVM has reporting services built into all **uvm_component**(s)
- UVM messages take up to 5 arguments (last 3 have defaults)





`uvm_info/fatal* Macros

UVM macros are more simulation efficient than messages

Explanation on the next slide

• UVM macros take 2-3 arguments, depending on macro type

string id
string message
int verbosity


Two string values:
"id" and "message"

Only `uvm_info allows
a verbosity setting

Default macro verbosities that cannot be changed: `uvm_warning: UVM_NONE
`uvm_error: UVM_NONE
`uvm_fatal: UVM_NONE


Macros automatically include file name and line number (good for debugging)







UVM Messaging Macro Advantages



- `uvm_warning / error / fatal include pre-defined default UVM_VERBOSITY settings

Avoids new-user mistakes

(like setting uvm_report_error verbosity to UVM_HIGH)





convert2string()

Default returns ""

- convert2string() is a virtual function defined in uvm_object
- **convert2string()** is user-defined in the data/transaction class

data/transaction classes

This virtual function is a user-definable hook

From uvm_object base class


Called directly by the user
 Users provide object info in the form of a string
 No uvm_printer policy object required
 Fields declared in `uvm_field_* macros will not automatically appear in calls to convert2string()
 No uvm_printer policy object required
 Format is fully user-customizable
 Guideline: add convert2string() to all






\$sformat, \$sformatf & \$psprintf Commands What Are The Differences?

• **\$sformat** is used to generate a formatted string



- \$sformatf behaves like \$sformat except:
 - Function that returns a string
 - Therefore no first string_var argument





UVM Message Verbosity

• What is verbosity?

<sim cmd>

accellera

SYSTEMS INITIATIVE

- Highly verbose simulations would show lots of messages

+UVM VERBOSITY=UVM DEBUG

- *Minimally verbose* simulations would only show important messages

<sim_cmd> +UVM_VERBOSITY=UVM_HIGH

0 = UVM NONE	Print always	verbosity level setting
100 = UVM_LOW	Print if selected verbosity is UVM_LOW or lower	Cannot be disabled by
200 = UVM_MEDIUM	Print if selected verbosity is UVM_MEDIUM or lower	
300 = UVM_HIGH	Print if selected verbosity is UVM_HIGH or lower	
400 = UVM_FULL	Print if selected verbosity is UVM_FULL or lower	
500 = UVM_DEBUG	Print if selected verbosity is UVM_DEBUG	


Run-time command - run with a different verbosity *without recompiling!*




UVM Message Verbosity

Equivalent Verbosity Values

• UVM built-in **uvm_verbosity** enumerated values:



• Two ways to change the verbosity for debugging:







Useful Debugging Trick






SYSTEMS INITIATIVE

Testbench & Factory Debugging

Unconditional Printing

Good technique to view testbench and factory setup






Testbench & Factory Debugging

Verbosity-Controlled Printing



• Better technique to view testbench and factory setup





UVM Documentation Errors





Existing Documentation Problems

- UVM_LOW is pervasive in References, Books & Examples
 - UVM User Guide
 - Uses \$display once
 - Uses 3 `uvm_info macros with bugs in the examples
 - Uses 5 `uvm_info macro examples with UVM_LOW wrong verbosity
 - Uses 2 `uvm_info macro examples without UVM_LOW correct!

UVM Class Reference

- Uses 1 `uvm_info macro with bugs in the example
- Uses 3 `uvm_info macro examples with UVM_LOW wrong verbosity
- Uses 2 `uvm_info macro examples without UVM_LOW correct!
- Popular UVM Book published in 2013
 - More than 20 examples improperly use UVM_LOW
- Popular UVM Beginner's Guide published in 2013
 - More than 30 examples improperly use UVM_LOW

No wonder the UVM books get it wrong!



Summary of Important Guidelines

Sunburst Design Usage Guidelines

Think of `uvm_info as your new \$display command

Macro Type/Verbosity	Usage Guideline							
`uvm_fatal ()	<i>fatal</i> - test-aborting errors							
`uvm_error ()	non-aborting simulation errors							
<pre>`uvm_warning ()</pre>	error-inject warnings	Use sparingly!						
`uvm_info (UVM_NONE)	for final reports							
`uvm_info (UVM_LOW)	high priority messages 🛛 🗸 🛶	Almost always prints						
`uvm_info (UVM_MEDIUM)	normal messages - replaces \$display							
Above messages print by default								
`uvm_info (UVM_HIGH)	(1) passing transactions							
	(2) conditionally print testbench & factory info							
`uvm_info (UVM_FULL)	print UVM status messages							
`uvm_info (UVM_DEBUG)	add debug messages							
۱ <u>ــــــــــــــــــــــــــــــــــــ</u>		Almost always OFF						



Section Agenda

Using UVM Analysis Ports & Paths

- Basic queues, mailboxes and TLM FIFOs
 1st pass
- Subscriber satellite TV analogy
- Analysis paths & analysis ports, exports, and imps
- TLM FIFOs
- Importance of the copy () method
- How analysis port connections work write() method
- Summary & Conclusions

The paper has more details and more examples

More detail

UVM Analysis Port Functionality and Using Transaction Copy Commands www.sunburst-design.com/papers/CummingsSNUG2018AUS_UVMAnalysisCopy.pdf




Important SystemVerilog Features

PAY ATTENTION !!

2019

DESIGN AND VERIFICATION"



2019

DESIGN AND VERIFICATION

Subscriber Satellite TV Analogy

- Two ways to watch a broadcast satellite TV program
 - Watch the program live
 - Record the program to a DVR to view later
- Satellite programs are broadcast as scheduled \$
- No way to restart a broadcast program -
- No way to communicate back to the satellite


Other viewers would object to restarting the program

There might be NO viewers

There might be 1,000's of viewers

Subscribers not allowed to change the live program

With the right equipment, you can modify your copy





Analysis Port Connections

and TLM FIFOs




22



Common UVM Components


Overview Block Diagram





UVM Testbench Analysis Port Paths

Common Paths - Monitor to Multiple Subscribers










UVM Testbench Analysis Port Paths

Common Paths - Predictor to Expected Transaction FIFO



















UVM Analysis Ports

Recommended Usage








UVM Analysis Exports & Imps

Recommended Usage








Common Analysis Port Connections

Recommended Connections





TLM FIFOs - Definitions & Usage







TLM FIFOs & Scoreboards


SystemVerilog Queues & Mailboxes

- Scoreboards typically store *expected* and *actual* transactions
- SystemVerilog has *queues* and *mailboxes*

Which should be used?










Typical Scoreboard


Using uvm_tlm_fifos







Typical Scoreboard

Using uvm_tlm_analysis_fifos









Ports & Exports Is the Naming Backwards?

- How to think about *Ports* and *Exports*
- Automobile features:
 - Steering wheel
 - Accelerator pedal
 - Brake pedal
 - Hands-free Bluetooth-phone connection






Analysis Path Basics

In the software world, this is known as the *"Observer Pattern"*


How do analysis port-paths work?







- The best engineers want to have *some* understanding on how UVM works
- The remaining slides show how UVM makes subscribers work


SYSTEMS INITIATIVE






SYSTEMS INITIATIVE










Monitor & Subscribers

• • •

Simulation Output



Randomized trans1 values	addr=f9	data=50
monitor: **BROADCAST**	addr=f9	data=50
subscriber1: received	addr=f9	data=50
subscriber2: received	addr=f9	data=50
subscriber3: received	addr=f9	data=50
Randomized trans1 values	addr=e9	data=27

Kandomitzed	LIANSI VAIU	es auur-es	uala-2/
monitor:	**BROADCAST	** addr=e9	data=27
subscriber1	.: received	addr=e9	data=27
subscriber2	: received	addr=e9	data=27
subscriber3	8: received	addr=e9	data=27


Each subscriber has seen the exact same addr and data values that were broadcast to all subscribers





Subscriber2 BUG


Version 3 - modifies transaction values





Monitor & Subscribers

BUG: Simulation Output



Randomized trans1 values	addr=f9	data=50
monitor: **BROADCAST**	addr=f9	data=50
subscriber1: received	addr=f9	data=50
subscriber2: received	addr=f9	data=50
subscriber2: set	addr=ff	data=00
subscriber3: received	addr=ff	data=00
Randomized trans1 values	addr=e9	data=27
monitor: **BROADCAST**	addr=e9	data=27
subscriber1: received	addr=e9	data=27
subscriber2: received	addr=e9	data=27
subscriber2: set	addr=ff	data=00
subscriber3: received	addr=ff	data=00

Depending on how the subscribers are pushed onto the ap - queue, sub1 might also see the bug





Transaction Copy() Method

- All subscribers receive a handle to the same broadcast transaction
- A subscriber should **NEVER** modify contents of the received transaction
- Any subscriber that modifies transaction contents *MUST take a copy before making modifications*





Summary & Conclusions

- Analysis ports are ports that broadcast transactions to 0 or more destinations
- Each subscriber chain terminates with a <u>uvm_analysis_imp</u> and corresponding <u>write()</u> method
- Subscribers should **NEVER** modify the broadcast transaction
- Subscribers need to use the transaction in 0-time -OR-
- Subscribers need to take a local copy
- If a component has multiple imp-inputs, use the macro:
 `uvm_analysis_imp_decl(SFX)
- The uvm_tlm_analysis_fifo_has a built-in uvm_analysis_imp port
- Prove that the scoreboard analysis paths are working

DO NOT ASSUME that the analysis paths are working correctly !!



This is described in the paper

Great feature for terminating an analysis path in a scoreboard



Resources Summary

- Go go Accellera website
 www.accellera.org
 Many great resources on this web site
- Register for free access to the DVCon 2017 and DVCon 2018 videos
- forums.accellera.org/
- Get a free IEEE login

 1800.2-2017 IEEE UVM
 https://ieeexplore.ieee.org/document/7932212
 1800-2017 IEEE SystemVerilog
 Downloading PDF documents requires IEEE login (You can create a free IEEE login account)

To watch these presentations, go to: videos.accellera.org/videos.html

Access the SystemVerilog and UVM Forums

• https://ieeexplore.ieee.org/document/8299595





Reference Material

DVCon 2018 Tutorial: IEEE-Compatible UVM Reference Implementation and Verification Components

DVCon 2017 Tutorial: Introducing IEEE 1800.2 - The Next Step for UVM

> To watch these presentations, go to: videos.accellera.org/videos.html





Reference Material

Thomas Alsop - Intel Corp.

- 14 Introduction to IEEE and Backward Compatibility
- 15 BCL compliance to the IEEE 1800.2 spec
- 16 Implementations artifacts and additive but non-IEEE APIs
- 17 Deprecation policy and roadmap
- 18 Removal of pre-1.2 deprecated code Motion pending
- 19 APIs that changed from 1.2 to IEEE Motion pending





- 28 UVM Policy Classes copy, compare, print, pack, record all have policy classes
- 29 uvm_policy users can apply different printer or compare policy + many accessor methods
- 30 **uvm_packer** new pack / unpack capabilities

Srivatsa Vasudevan - Synopsys, Inc.

- 31-32 uvm_copier signature of copy() has changed to allow uvm_copier
- 33-34 uvm_comparer provides new accessor methods
- 35-36 uvm_printer new printer knobs & accessor methods
- 37-39 uvm_line_printer / uvm_table_printer / uvm_tree_printer
- 40 uvm_recorder new methods
- 41 Summary of core utility policies





Srivatsa Vasudevan - Synopsys, Inc.

Reference Material

- 43-45 UVM factory now supports abstract objects (virtual classes)
- 47 uvm_component Can turn off apply_config_settings()
- 49 uvm_object small modifications & new methods
- 50 minor uvm_transaction modifications
- 51 Removed from IEEE 1800.2 Deemed as not standard worthy uvm_comparator uvm_algorithmic comparator

uvm in order comparator

- 53-54 uvm_report_object minor modifications
- 55 uvm_report_server UVM_FILE type change
- 56 **uvm_report_catcher** minor modifictions
- 58 Callbacks now extend from uvm_callback functions documented





Reference Material

- 63 Summary of TLM Mantis Items
- 68 Register models documentation enhanced / system level / dynamic
- 69 Reg model unlock models can now be unlocked & re-locked
- 70 Register changes virtual and non-virtual classes

Mark Glasser - NVIDIA Corporation





Srinivasan Venkataramanan - CVC Pvt., Ltd.

Reference Material

- 76 Details regarding Typical UVM Architecture
- 77 Description of UVM Mechanics
- 81-105 Description of VerifWorks Go2UVM package and capabilities





Reference Material

3-7 - Accellera & IEEE UVM responsibilities

Justin Refice - Nvidia

- 8 Transitioning from UVM 1.2 to IEEE 1800.2 UVM
- 8 **`UVM_ENABLE_DEPRECATED_API** to keep using UVM 1.2
- 9-12 Deprecation notes and transitioning considerations
- 13 Recommended Steps of Updating to IEEE 1800.2





17 -

SYSTEMS INITIATIVE

DVCon 2018 - UVM Features Described

Reference Material

Mark Strickland - Cisco Systems Mark Peryer - Mentor, a Siemens Busin

- uvm_object New UVM seeding / new methods for configuration and policies
- 18 do_execute_op call-back to add flexibility in field operations
- 19 Configuration considerations field macros execute do_execute_op
- 21 UVM Policy Classes copy, compare, print, pack, record all have policy classes that extend from uvm_policy
- 22 Policy extensions and methods
- 23 do_method() use model changes
- 24 Standard method changes: compare() calls do_execute_op() calls do_compare()
- 26-28 copy() / do_copy() / copy_object() / uvm_copier example
- 29-31 record() / do_record() / detail_extension / uvm_recorder example

59

Slide #	DVCon 2018 - UVM Features Described Mark Strickland - Cisco Systems Mark Peryer - Mentor, a Siemens Busin
32 -	Scoreboards need to compare objects of differing types
33-35 -	<pre>compare() / do_compare() / uvm_comparer / do_execute_op() with scoreboard example</pre>
36 -	pack() / unpack() - small enhancements
37-	UVM printer policies now use <pre>uvm_printer_element & uvm_printer_element_proxy</pre>
38-43 -	JSON printer example with details





Uwe Simm - Cadence Design Systems

Reference Material

- 45 UVM abstract factory can now register and override **virtual** classes
- 46-50 Abstract UVM factory examples
- 51 Pre-IEEE 1800.2 UVM initialization
- 52 New IEEE 1800.2 reliable UVM initialization describes uvm_coresevice_t ::get() / uvm_init() / run_test()
- 53-56 UVM deferred initialization examples
- 57-58 uvm_run_test_callback / pre_run_test() / post_run_test() /
 pre_abort()
- 59-62 uvm_reg_block.lock_model() / unlock_model()
- 63 Miscellaneous <u>uvm_reg</u> notes & changes including <u>uvm_door_e</u>





Reference Material

- 65-66 apply_config_settings() for `uvm_field_* macros user controllable
- 67-68 set_local() replaces set_*_local() methods
- 69-71 Callbacks now extend from uvm_callback users can call
 all_callbacks[\$]
- 72-74 Report severity is now UVM_NONE for uvm_report_error
- 76 `uvm_do replaces all earlier `uvm_do_* macros
 - `uvm_do_* deprecation notes

Srivatsa Vasudevan - Synopsys



77 -





Thank you!

